MENU

Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Engineer, Formal Verification, Location: Bangalore, Karnataka

Page: 2

Staff / Principal GPU Verification Engineer

, CPU, or SoC architectures. Experience with broader verification technologies, including formal property-based...The role This position is a unique opportunity to exercise your hardware verification skills on cutting edge designs...

Posted Date: 28 Feb 2025

DSP / NPU Design Verification Sr lead Engineer

of our products. · Assertions, simulation, formal verification (static property checking), HW-SW co-verification, constraint/HVL... and gate level simulation. Skillset/Experience: · 5-8 years experience in processor/ASIC design verification · Solid...

Company: Qualcomm
Posted Date: 28 Feb 2025

Sr Lead Design Verification

such as SystemVerilog/UVM, Analog/mixed signal simulation, Low power verification, Formal verification and Gate level simulation to ensure... with various ASIC simulation/formal tools such as VCS, Xcellium/NCsim, Modelsim/Questa, VCFormal, Jaspergold, 0In...

Company: Qualcomm
Posted Date: 22 Mar 2025

Lead MTS Verification Engineering

Verification Engineer, you’ll play a pivotal role in the verification of secure ASIC cores developed by Rambus Security Division... an exceptional Lead MTS Verification Engineer to join our Security IP team in Bangalore, India. In this role, you will be working...

Company: Rambus
Posted Date: 16 Mar 2025

PE Verification Engineering

Verification Engineer, you’ll play a pivotal role in the verification of secure ASIC cores developed by Rambus Security Division... an exceptional Principal Verification Engineer to join our Security IP team in Bangalore, India. In this role, you will be working...

Company: Rambus
Posted Date: 16 Mar 2025

IP/Subsystem Verification Lead

junior engineers. PREFERRED EXPERIENCE: Proficient in IP or Sub-system level ASIC verification Architected.... Exposure to RTL design, software development, formal verification, or other related domains. Experience in UVM TestBench...

Posted Date: 27 Feb 2025