MENU

Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: DDR Design Engineer, Location: San Diego, CA

Page: 1

DDR Design Engineer

Design Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming... products that will delight and inspire millions of Apple's customers every single day. You will join the DDR PHY design team...

Company: Apple
Location: San Diego, CA
Posted Date: 31 Jan 2025

Validation Engineer with DDR Familiarity

regression. Technical disciplines, languages and methodologies included in this team are: DDR related debug Regression... of learning new topics. Familiarity with DDR interface, JEDEC spec, bus level view of transactions Need experience with Memory...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 27 Mar 2025

Senior SoC Design Verification Engineer (remote)

Senior SoC Design Verification Engineer Remote / work from home US Citizen or US Permanent Resident Full-time... verification of complex SoCs using UVM and SystemVerilog. As SoC Design Verification Engineer, you will collaborate with a small...

Location: San Diego, CA
Posted Date: 12 Apr 2025

Senior RTL Design Engineer (remote)

Senior RTL Design Engineer Remote / work from home US Citizen or US Permanent Resident Full-time/employee + Benefits... + 401k + Stock Options Summary: As Senior RTL Design Engineer, you will work in a small talented team of SoC Engineers...

Location: San Diego, CA
Posted Date: 12 Apr 2025

Memory Control Design Engineer

for all. QCT Memory Controller Design Team is looking for ASIC Design Engineers for the next generation high speed DDR Controllers.... The front end of the DDR controller interfaces to the rest of the system such as CPU, DSP, Multimedia Processors and the...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 05 Mar 2025
Salary: $115600 - 173400 per year

Next-Gen, High-Speed Memory Subsystem ASIC Digital Design Engineer

Design Team is looking for ASIC Design Engineers for the next generation high speed LPDDR/DDR memory subsystems.. The front... end of the DDR controller interfaces to the rest of the system such as CPU, GPU, DSP, Multimedia Processors and the...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 20 Feb 2025

Physical Design Engineer

design team. As a physical design engineer you will innovate, develop, and implement chips and cores using state-of-the-art... for all. QCTs Digital ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 16 Feb 2025
Salary: $115600 - 173400 per year

SoC Power Design Engineer

for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement... is currently seeking candidate whose primary role is to implement and validate low power design intent requirements at the SoC...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 14 Feb 2025
Salary: $115600 - 173400 per year

Digital Design Engineer

. Digital Design Engineer Responsibilities Contribute to ASIC digital microarchitecture and design for low-power interconnect... Minimum Qualifications 3+ years of experience as a Hardware Design Engineer for production silicon shipped in volume...

Company: Meta
Posted Date: 30 Jan 2025

Mixed Signal Design Verification Engineer

Engineering General Summary: Join Qualcomm's design verification team in verifying the high-speed mixed-signal IP designs... (PCIe, USB, MIPI, CXL, C2C, D2D, DDR, PLL, DAC, ADC, Sensors, etc.) for exciting products targeted for 5G, AI/ML, compute...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 12 Apr 2025

Analog/Mixed Signal ASIC Design Engineer

Signal Design General Summary: QCT mixed-signal IP design team is looking for talented analog integrated circuit... designers at various levels to help with designing high-speed, high-performance and low-power mixed-signal IPs (SerDes, DDR, PLL...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 19 Mar 2025

Engineer, Senior Staff|6245 Engineer, Senior Staff|6245

Job Description: TOP 5 REQUIRED SKILLS: 1. Physical synthesis 2. Low Power Design 3. STA 4. Conformal low power 5... systems. Participates in or leads the implementation of advanced design rules and processes for electronic hardware...

Company: LanceSoft
Location: San Diego, CA
Posted Date: 11 Apr 2025

Senior HSIO Bench Test Engineer

. Engineer will be working closely with cross-functional teams such as IC Design, Systems Engineering for chip/circuit bring up... and leading edge LP-DDR & PC-DDR Subsystem components (DRAM, DRAM Controller, Mixed Signal PHY IP, IOs, Clocking architecture...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 10 Apr 2025
Salary: $111300 - 166900 per year

SOC Verification and Methodology Engineer

verification tests to identify and resolve design issues. In this role of Design Verification Engineer, you will be using advanced... architecture, CPU architecture (ARM knowledge is helpful), DSP, AMBA Bus, DDR, GPU, Multimedia etc. Knowledge of Power design...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 06 Apr 2025
Salary: $98500 - 147700 per year

Senior Software Engineer

Engineering General Summary: As a Senior Software Engineer, you will contribute to the design, development, and optimization... buses (SPI, I2C, USB), Memory controllers for DDR Familiarity with tools like SCM tools (e.g., GIT) and debugging...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 05 Apr 2025
Salary: $111300 - 166900 per year

Sr. FPGA Prototyping Engineer , Kuiper Silicon

. This is a unique opportunity to define a new system with few legacy constraints. The Sr. FPGA design engineer will work with systems... digital designs for networking functions using the latest generations of FPGA technologies and modern FPGA design processes...

Company: Amazon
Location: San Diego, CA
Posted Date: 26 Mar 2025
Salary: $143300 per year

Signal and Power Integrity Engineer (Multiple Locations)

for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement... designers to optimize the overall package design, including: Utilizing experience and expertise in SRAM, DRAM, DDR, LPDDR, HBM...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 22 Mar 2025

Firmware/Embedded : Hardware Engineering - Engineer

Job Title :Hardware Engineering - Engineer Location: San Diego, California --92121 Duration: 24 Months Top 5... completely) Familiarity with DDR interface, JEDEC spec, bus level view of transactions Regression and PVT testing Emulation...

Posted Date: 13 Mar 2025

SOC Verification and Methodology Engineer - Sr Staff

verification tests to identify and resolve design issues. In this role of Design Verification Engineer, you will be using advanced... technologies and products. This is the Invention Age - and this is where you come in. We are looking for ASIC Design Verification...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 13 Feb 2025

SOC Verification and Methodology Engineer

verification tests to identify and resolve design issues. In this role of Design Verification Engineer, you will be using advanced... architecture, CPU architecture (ARM knowledge is helpful), DSP, AMBA Bus, DDR, GPU, Multimedia etc. Knowledge of Power design...

Company: Qualcomm
Location: San Diego, CA
Posted Date: 18 Jan 2025
Salary: $115600 - 173400 per year