Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Design Verification Methodology Engineer - (UVM/SV), Location: Santa Clara, CA

Page: 1

Senior ASIC Verification Engineer, Coherent High Speed Interconnect

. As a ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of our innovative high speed coherent...'s from scratch using SV and UVM methodology is desired. C++ programming language experience, scripting ability and an expertise...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 22 Aug 2025

US_East | Electrical / Electronics & Semiconductors Engineer_L3

. Experience in development of UVM based verification environments from scratch. Experience with Design verification of Data... proficiencies required for this position? UVM/SV (Priority: 1) Python/TCL/Perl (Priority: 3) Synopsys/Cadence EDA Design...

Posted Date: 01 Nov 2025