Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Design Verification Methodology Engineer - (UVM/SV), Location: Santa Clara, CA

Page: 1

Design Verification Methodology Engineer - (UVM/SV)

_ THE ROLE: The AMD Verification Methodology and Technology (VMT) team delivers verification methodology and technology... covering design technology, functional verification technology, coverage, debug, low power technology, and automation...

Posted Date: 01 Nov 2024

Senior ASIC Verification Engineer, Coherent High Speed Interconnect

. As a ASIC Verification Engineer at NVIDIA, you will verify the design and implementation of our innovative high speed coherent...'s from scratch using SV and UVM methodology is desired. C++ programming language experience, scripting ability and an expertise...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 05 Dec 2024