of design abstraction, from RTL to gate level, leveraging industry-standard tools and methodologies. You engage closely... with coherent interconnect, memory controller, and last level cache (LLC) design specifications—evaluating implementation choices...