will be responsible for architecture and micro-architecture design of the ASIC, RTL design and synthesis, logic and timing verification... production Experience with Verilog/VHDL design, Synopsys synthesis, static timing analysis, formal verification, low power...