MENU

Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SoC Power Flow Methodology Engineer, Location: Austin, TX

Page: 1

SoC Power Flow Methodology Engineer

on highly visible products used by millions of people every day! Description As a Power Flow Methodology Engineer, you'll... and applying low-power domain-specific knowledge to create new software solutions. Strong background with flow development...

Company: Apple
Location: Austin, TX
Posted Date: 29 Mar 2025

CAD Engineer - Timing for Gate-Level Flows & Methodologies

, power-efficient processor, system-on-chip (SoC). Youʼll ensure Apple products and services can seamlessly and efficiently... and debug issues related to constraints, flow scripts, and timing closure • Facilitate and drive STA methodology changes...

Company: Apple
Location: Austin, TX
Posted Date: 10 Apr 2025

CAD Engineer - Timing for Gate-Level Flows & Methodologies

, power-efficient processor, system-on-chip (SoC). Youʼll ensure Apple products and services can seamlessly and efficiently... and debug issues related to constraints, flow scripts, and timing closure • Facilitate and drive STA methodology changes...

Company: Apple
Location: Austin, TX
Posted Date: 10 Apr 2025

Low Power Design Engineer (San Diego/Austin)

Engineer, you may architect, design, implement, verify, and/or optimize the performance and power of GPU cores. Qualcomm... Engineers collaborate with cross-functional teams to meet and exceed customer needs. The Power Implementation Engineer...

Company: Qualcomm
Location: Austin, TX
Posted Date: 30 May 2025

SOC Architect

_ THE ROLE: As a member of the Computing & Graphics (CG) SoC Architecture team, this SoC Power Management Design Engineer...: Solid understanding of SoC construction including fabric connectivity, memory systems, power delivery, clock distribution...

Location: Austin, TX
Posted Date: 08 Apr 2025

ASIC Engineer, Physical Design

on Chip (SoC) and IP for data center applications. ASIC Engineer, Physical Design Responsibilities Develop and own..., and drive execution Deliver physical design of an end-to-end IP or integration of ASIC/SoC design and point out lower power...

Company: Meta
Posted Date: 15 Jun 2025

ASIC Implementation Engineer - Synthesis

to build efficient System on Chip (SoC) and IP for data center applications. ASIC Implementation Engineer - Synthesis... Engineer Experience with RTL Synthesis and design optimization for Power, Performance, Area. Knowledge of front-end...

Company: Meta
Posted Date: 07 Jun 2025

Physical Design Engineer

hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft.... Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL...

Company: Apple
Location: Austin, TX
Posted Date: 02 Apr 2025

Physical Design Engineer

following available in Austin, Texas. Perform physical design implementation of SOC (system-on-ship) blocks. Work... and checklists, and track progress. Resolve design and flow issues related to physical design, identify potential solutions and drive...

Company: Apple
Location: Austin, TX
Posted Date: 07 Jun 2025

Design Verification Engineer

methodology architects to improve verification flow. 40 hours/week. Minimum Qualifications Master's degree or foreign... following available in Austin, Texas. Understand details of High-Efficiency SOC Architecture, standard SOC peripherals...

Company: Apple
Location: Austin, TX
Posted Date: 07 Jun 2025

Design Verification Engineer

integrate and verify the overall SOC design. Work closely with DV methodology architects to improve verification flow. 40 hours... SOC Architecture, standard SOC peripherals such as SPI, I2C, UART, Timer, DMA, memory management schemes, low power spec...

Company: Apple
Location: Austin, TX
Posted Date: 06 Jun 2025

Physical Design Engineer

around new EDA tools and tool capabilities. Developing innovative physical design place & route methodology and flow solutions..., area and turnaround time on a range of designs spanning CPU, GPU and SoC. Improving and maintaining the flow...

Location: Austin, TX
Posted Date: 08 May 2025

Physical Synthesis CAD Engineer

, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently... of relevant industry experience Preferred Qualifications Demonstrated experience in CAD flow or FE Methodology development...

Company: Apple
Location: Austin, TX
Posted Date: 30 Apr 2025

Physical Synthesis CAD Engineer

Experience in CAD flow or FE methodology development Experience with Low Power implementation flows (UPF) is a plus Experience..., power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently...

Company: Apple
Location: Austin, TX
Posted Date: 30 Apr 2025