System Verilog UVM Design Verification Test Engineer

with verification methodologies and languages such as UVM and SystemVerilog. Experience developing and maintaining verification... in analog and real number modeling preferred Skills: UVM/System Verilog Design Verification Ethernet, SPI, AXI, JTAG SDF...