Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Memory Subsystem Verification Engineer, Location: Austin, TX

Page: 1

Memory Subsystem Verification Engineer

_ MEMORY SUBSYSTEM VERIFICATION ENGINEER THE ROLE: The Memory Subsystem team is looking for passionate and experienced... of industry-leading memory subsystem end to end solution. This opportunity includes verification of the memory subsystem...

Location: Austin, TX
Posted Date: 02 Mar 2025

ASIC Engineer, Memory Management Design Verification

teams towards creating a first-pass silicon success. ASIC Engineer, Memory Management Design Verification Responsibilities... cycle. Preferred Qualifications Experience with verification for ARM/RISC-V/x86 Memory management (MMU) subsystem...

Company: Meta
Posted Date: 26 Feb 2025

Principal Memory Controller Micro-Architect/Logic Designer

analysis (gaming, computational photography) that enables a world-class memory subsystem. With architecture scalability... of people around the world. Come build with us! Role and Responsibilities As a Principal Memory Controller Micro-Architect...

Company: Samsung
Location: Austin, TX
Posted Date: 17 Apr 2025

Firmware Developer (Memory Initialization)

BIOS firmware and silicon initialization code with a focus on memory initialization. As part of the role, the BIOS engineer...-silicon phase to validate memory hardware and firmware Work closely with hardware validation teams to optimize memory signal...

Location: Austin, TX
Posted Date: 06 Mar 2025

DFT Design Engineer

) Implementation Engineer is a challenging and cutting-edge position working as part of a team to implement Design-for-Test... technologies, along with integrated high-performance SerDes functions, embedded microprocessors, and high speed memory interface IP...

Company: Intel
Location: Austin, TX
Posted Date: 14 Apr 2025

Senior DFT Engineer

features of the block, subsystem, and SoC under DFT being designed (including TAP, SCAN, MBIST, BSCAN, proc monitors, in system... to qualify the design to meet power, performance, area, timing, test coverage, DPM, and test time/vector memory reduction goals...

Company: Intel
Location: Austin, TX
Posted Date: 28 Mar 2025