Timing Engineer, Senior Staff

Expect As ASIC Timing Engineer you will be responsible for post RTL design flow. You will be responsible for block... and /or chip level synthesis, timing closure, DFT generation and ECOs. Improve the design methodology and flow. Synthesis, timing...