Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".
Keywords: UVM/ SystemVerilog Design Verification Engineer,
Location: Goleta, CA
Page: 1
UVM/ SystemVerilog Design Verification Engineer
As a UVM/ SystemVerilogDesignVerificationEngineer, you will own functional verification for a custom controller... of experience with verification methodologies and languages such as UVM and SystemVerilog. Experience developing and maintaining...
